


④ BOOLEAN DIFFERENCE

F_{sai}



i) find the set of test inputs to test the fault a sai.

8a sui

$$F(a, b, c, d) = [(a + bc)][(d + bc)']$$

$$\frac{dF}{da} = f(a=1) \oplus f(a=0)$$

$$= [(1 + bc)][(d + bc)'] \oplus [(0 + bc)][(d + bc)']$$

$$= d' \cdot (b' + c') \oplus (bc)[d' \cdot (b' + c')]$$

$$= d'b' + d'c' \oplus (bc)[d'b' + d'c']$$

$$= d'b' + d'c' \oplus 0$$

$$= b'd' + c'd'$$

$\Rightarrow F$ is sensitive to a when $bcd = \underline{\underline{000}}$ or $\underline{010}$ or $\underline{100}$

⑤ the test vectors to test a sui are

$$a' \cdot (b'd' + c'd')$$

$\Rightarrow abcd = 0000$ or 0010 or 0100

⑥ the set of test vectors to test a sei are

$$abcd = 1000 \text{ or } 1010 \text{ or } 1100$$

$$0010 \rightarrow 0100 \rightarrow 0000$$

④ To test the stuck at point $\omega \Rightarrow$

$$F = f(\text{inputs}, \omega) = \cancel{(b' + c')}$$

$$= (bc + d)' = (b' + c')d' \oplus \omega$$

$$\frac{dF}{d\omega} = f(\omega=1) \oplus f(\omega=0)$$

$$= b'd' + c'd' \oplus 0 = b'd' + c'd'$$

$\Rightarrow F$ is sensitive to ω when

$$bcd = \underline{\underline{000}} \text{ or } \underline{\underline{010}} \text{ or } \underline{\underline{100}}$$

$$\omega = a + bc$$

\Rightarrow to test ω s.t.

$$(a+bc) \cdot (b'd' + c'd') = 1$$

$$= ab'd' + ac'd' + 0 + 0 = ab'd' + ac'd' = a(b'd' + cd')$$

$$\Rightarrow abcd = 1000 \text{ or } 1010 \text{ or } 1100$$

to test ω s.t.

$$\Rightarrow \omega_1 = (a+bc)' = a' \cdot (b'+c') = a'b' + a'c'$$

$$\Rightarrow (a'b' + a'c')(b'd' + c'd') = 1$$

$$\Rightarrow a'b'd' + a'b'c'd' + a'c'd' = 1$$

$$a'b'd'(1 + c') + a'c'd' = a'b'd' + a'c'd' \\ = a'd'(b' + c')$$

$$\Rightarrow abcd = 0000 \text{ or } 0010 \text{ or } 0100$$

④ To test the stuck at part F

$$F = F$$

$$\frac{dF}{F} = 1 \oplus 0 = 1 \quad (\text{ie } F \text{ is always sensitive to itself.})$$

To test F sa0 \Rightarrow

$$F = (a+bc)(d+bc)' = 1$$

$$= (a+bc)(d'(b'+c')) = 1$$

$$= (a+bc)(b'd' + c'd') = ab'd' + ac'd'$$

$$\Rightarrow abc = 1000 \text{ or } 1010 \text{ or } 1100$$

To test F: sa1 \Rightarrow

$$F' = (ab'd' + ac'd')'$$

$$= (a'+b+d)(a'+c+d)$$

$$\text{complement} = a' + a'c + a'd + a'b + bc + bd + cd + d$$

$$\text{of } F = a'(1+c+d+b) + d(1+c+b) + bc$$

$$= a' + d + bc$$

\Rightarrow all vectors except

the vectors that test

for sa0

a	b	c	d
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


④ Untestable faults

+ untestable faults are due to ~~hard~~ redundant hardware (unnecessary) hardware

- The ~~faults~~ untestable faults can be categorized into two parts

(1) completely untestable faults : This is due to completely redundant hardware such that the primary output will not be sensitive for a specific node.

Ex:



b) test stuck at point x

(*) x is s/o

$$i) x = D \quad (a=1, b=1)$$

$$\Rightarrow y = \bar{D}$$

now if we put $c=1 \Rightarrow z=D$

$$\Rightarrow w = D \cdot \bar{D} = 0$$

now if we put $c=0 \Rightarrow z=0$

$$\Rightarrow w = 0 \cdot \bar{D} = 0$$

That means w is always 0. (not dependent)


⑤ using Boolean Difference

$$w = (\bar{x}c). \bar{x} = 0$$

$$\Rightarrow \frac{dw}{dx} = 0 \Rightarrow w \text{ is not sensitive to } x.$$

④ untestable faults due to some redundancy in hardware.

Ex. $E = AB + B$



$$x \text{ sa}0 \Rightarrow$$

$$x = D \Rightarrow A = B = 1$$

$\Rightarrow E = 1$ (not depending on the real value on node x)

$$\Rightarrow x \text{ sa}1 \Rightarrow x = \bar{D}$$

$$\Rightarrow AB = \underline{\underline{00}} \text{ or } \underline{\underline{01}} \text{ or } \underline{\underline{10}}$$

to propagate node x to $E \Rightarrow B = 0$

\Rightarrow test vectors $AB = 00$ or ~~01~~ 10

(i.e. node x is testable for $\text{sa}1$ but it is not testable for $\text{sa}0$).

That means E is sensitive to node x .

$$E = x + B$$

$$\frac{dE}{dx} = (1+B) \oplus (0+B) = 1 \oplus B = \bar{B}$$

$\Rightarrow E$ is sensitive to x when $\bar{B} = 1 \Rightarrow \boxed{B=0}$

to test $x \text{ sa}0$

$$\Rightarrow (x) \frac{dE}{dx} = 1 \Rightarrow x\bar{B} = 1 \Rightarrow$$

$(AB)\bar{B} = 0 \neq 1 \Rightarrow$ no test for $\text{sa}0$

to test x sat $(x = AB)$

$$\Rightarrow (x)^T \frac{dE}{dx} = 1 \Rightarrow x^T \bar{B} = 1$$

$$\Rightarrow (A^T + B^T) \bar{B} = 1$$

$$\Rightarrow A^T \bar{B} + \bar{B} = 1$$

$$\Rightarrow (A^T + I) \bar{B} = 1$$

$$\Rightarrow \bar{B} = 1$$

$$\Rightarrow B = 0$$

\Rightarrow test vectors are


$$AB = 00 \text{ or } 10$$

Ex:

$$Z = A \cdot C + B \cdot \bar{C}$$

To avoid hazards \Rightarrow

$$Z = A \cdot C + B \cdot \bar{C} + A \cdot B$$



F s.o. is untestable??

A	B	C	Z̄	Z
0	0	0	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	1

A	B	C	Z̄	Z
0	0	0	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	1

⑧ Design For Testability

- The methods given in the previous lectures are good to test simple (not complex) combinational circuits. but for complex combinational circuits it will be cost and time consuming.
- Also, testing of sequential circuit will be much more difficult because the current state of the circuit should be taken into account as well as the inputs.
- Design for testability (DFT) refers to those design techniques that make test generation and test application cost-effective.

⑨ Design For Testability at chip level include


- 1- Ad hoc DFT.
- 2- Structured DFT
- 3- Built In Self Test (BIST)

- Design For Testability at board level ~~is done by~~ using boundary scan.

⑩ Controllability and Observability

- controllability: The ability to control the logic value of an internal node from primary inputs. (The ease with which a node can be set to a value of D/D').
- observability: which a node can be observed.

- Observability : The ability to observe the logic value of an internal node at a primary outputs. (The ease with which the value of a node can be steered to a primary output).



④ Our main purpose of DFT is to increase the controllability and observability of internal nodes.

⑤ Ad hoc Testability


Ad-hoc makes only minor changes to the design approach, but offer treatments for common cases that can cause testability problems.

① partitioning of system to subsystems

The probe testing will be ~~much~~ easier if the system is partitioned into self contained sub-systems.

The subsystems can then be tested in isolation.


E.g.



In this example we can control the input of

S_1 and observe the output of S_2 .
 (we can't control the input of S_2 , we can't observe the output of S_1).


But we would like to be able to directly observe the outputs of S_1 and directly control the input of $S_2 \Rightarrow$ this can be achieved using a MUX




- when $\text{normal/test} = 1 \Rightarrow$ normal mode $\Rightarrow S_1$ is connected to S_2 .
- when $\text{normal/test} = 0 \Rightarrow$ Test in is connected with S_2 .

(2) Breaking up long chains of sequential logic


Each 16 bit counter \Rightarrow in order to test this counter, we would have to count through every possible combination \Rightarrow This would require $2^{16} = 65536$ clock cycles.



- if we put a MUX and break the counter chain in half \Rightarrow This arrangement would take only $2 \times 2^8 = 512$ clock cycles




(3) Feedback loops



→ The feedbacks create testability problems because the outputs depend on the inputs and the inputs depend on the outputs.

- Testability is greatly enhanced if the feedback loop can be broken in test mode




(4) Initializing of Sequential Logic

- In order to test a circuit, it must be initialised into a known state. This can be achieved by using reset or preset pins.

④ Structured Design For Test


- A structured test methodology makes fairly substantial modifications to the design in order to build in testability.
 - In general, Digital designs composed from combinational logic and memory elements (flip-flops and registers), and they have the following structure




- Structured DFT methods work on the basis of making the internal registers easily accessible through the scan path approach.

④ Scan path testing:


- Scan register is a device with two modes. In its normal mode, it behaves as a normal register, and in its test mode it behaves as shift register.



⇒ so, in normal mode the system has the following appearance




and in test mode, the system has the following shape



④ Procedure for testing circuits using scan path testing.

- ① put the circuit into test mode.
- ② Test the shift register for s_{a1} and s_{a0} faults.
2a- scan in a sequence 000000000 and check the output for any ones



2b- similarly, check for sao faults in the shift register using a sequence of (1111111)


3- To test the combinational logic blocks, put the circuit in test mode

(let us assume for sake of illustration that for each comb logic block, if the inputs is 111, then the output is also 1)

4- Send using TDI input the sequence 1111111

5- put the circuit in normal mode

6- Execute one clock cycle.



- 7- put the circuit in the test mode again
- 8- scan out the outputs
- 9- check the outputs against expected Value.

- ① The main advantage of Scan path testing is ~~is~~ the improvement to the controllability and observability of interior nodes,
- ② The main disadvantage is that we need to increase the silicon area required for a design by about 20%, in order to replace a ~~register~~ normal register by a scan register.